منابع مشابه
Placer++: Semantic place labels beyond the visit
Place labeling is the process of giving semantic labels to locations, such as home, work, and school. For a particular person, these labels can be computed automatically based on features of that person’s visits to these locations. A previous system called Placer used the person’s demographic data and the timing of their visits to label places with a learned decision tree. We developed Placer++...
متن کاملA macro placer algorithm for chip design
There is a set of rectangular macros with given dimensions, and there are wires connecting some pairs (or sets) of them. We have a placement area where these macros should be placed without overlaps in order to minimize the total length of wires. We present a heuristic algorithm which utilizes a special data structure for representing two dimensional stepfunctions. This results in fast integral...
متن کاملA Timing-Driven Block Placer Based on Sequence Pair Model
In this paper, an effective timing-driven building block placer is proposed. Interconnection delay is modeled and included during the placing process in order to minimize the area and wirelength, as well as to satisfy the timing constraints in the algorithm. The simulated annealing technique for constrained optimization problem and the sequence pair model proposed by H.Murata et al are applied....
متن کاملAPlace: A High Quality, Large-Scale Analytical Placer
Andrew B. Kahng1, Sherief Reda2 and Qinke Wang1 1Univeristy of California, San Diego 2Brown University, Division of Engineering abk, qinke @cs.ucsd.edu, Sherief Reda @brown.edu Modern design requirements have brought additional complexities to netlists and layouts. Millions of components, whitespace resources, and fixed/movable blocks are just a few to mention in the list of complexities. With ...
متن کاملExploring Inevitable Convergence for a Genetic Algorithm Persistent FPGA Placer
Persistent CAD algorithms offer the potential to optimize power consumption for programmable chips post development and deployment. The basic idea is that algorithms continue to search for better design solutions and as better solutions are found, the design is deployed to programmable chips resulting in better performance. In this work, we further study a persistent placement algorithm for FPG...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Celestinesca
سال: 2021
ISSN: 2695-7183,0147-3085
DOI: 10.7203/celestinesca.16.19818